HPC Garage

  • Increase font size
  • Default font size
  • Decrease font size
Vuduc Research Lab at Georgia Tech.

At PPoPP 2010.

E-mail

The HPC Garage is in Bangalore, India this week for the ACM SIGPLAN Annual Symposium on Principles and Practice of Parallel Programming (PPoPP). Jee and Amik present our paper on model-driven autotuning for GPUs today; and Aparna also presents a poster on our Concurrent Collections applications work.

HPC Garage at PPoPP 2010 in Bangalore, India.

 

Paper accepted at ICSE '10!

E-mail

Sangmin Park's paper on fault localization applied to concurrent programs has been accepted for publication! The paper will appear at the ACM/IEEE International Conference on Software Engineering (ICSE), to be held in Cape Town, South Africa in May 2010. This paper describes a novel technique for pinpointing the cause of program failure in multithreaded Java software. Sangmin designed and implemented this approach in a prototype tool called "Falcon." This effort is joint between Prof. Mary Jean Harrold (Sangmin's primary advisor) and The HPC Garage.

 

Two papers @ IPDPS'10.

E-mail

The HPC Garage will have two papers at the upcoming IPDPS conference, to be held here in Atlanta, April 19--23. Congratulations to Aparna, who led the two papers, as well as our colleagues at Intel (Kath Knobe) and Lawrence Berkeley National Laboratory (Sam Williams and Lenny Oliker) for their significant contributions!

Here's a brief description of the papers ...

Read more...
 

Vuduc at the R&D 100 Awards.

E-mail

Rich just returned from the R&D 100 Awards Ceremony, where colleagues from Lawrence Livermore National Laboratory (LLNL), Vienna University of TechnologyUniversity of Texas at San Antonio, and Indiana University, and he received an award for the ROSE Compiler InfrastructureDr. Dan Quinlan at LLNL leads the effort. Congratulations to the team!

Rich + R&D 100 Awards Plaque 

 

Autotuning @ Tahoe.

E-mail

CScADS 2009 Autotuning Workshop Attendees The US DOE-sponsored workshop on Libraries and Autotuning for Petascale Systems, held from Aug. 10–12 in Tahoe City, California, just completed. Jack Dongarra, Keith Cooper, Kathy Yelick, and Rich co-organize this annual research meeting. Perhaps not surprisingly, the most contentious discussion took place on the definition of autotuning!

The meeting slides are posted here: http://www.cs.utk.edu/~dongarra/cscads-libtune09.htm

 

 

Bon voyage to Csaba.

E-mail

Today was the last day for Csaba Vigh, a visiting student from Technische Universität München under Prof. Michael Bader. Csaba worked with Prof. George Biros and Rich on performance analysis and tuning of Csaba's adaptive grid codes, which use cache-efficient space-filling curve traversals. Though Csaba he'll be missed, we look forward to a long continued collaboration!

Csaba and Rich in the HPC Garage

 

GT/HPC @ SC'09!

E-mail

Be sure to stop by the Georgia Tech booth at SC'09. To read about our activities and presence at this premier venue for HPC research, click here or visit the HPC@GT website. Come see the talk for our paper on Tuesday, Nov. 17th at 3:30pm PST in Portland Ballroom 255---this paper was nominated for the conference's Best Technical Paper award. This work is joint with the Prof. Biros' CSELA lab.

GT Booth @ SC'09 

PhotoVirat Agarwal (IBM+GT PhD), Aparna (HPC Garage PhD student), and Kamesh Madduri (GT alum, now @ LBNL) posing as “booth babes” at the GT booth at SC'09.

 

PPoPP'10 paper on GPU SpMV.

E-mail
Jee's and Amik's paper on autotuning sparse matrix-vector multiply for GPUs will appear at PPoPP 2010 in Bangalore, India. Great work, gang!
 

ROSE wins an R&D 100 award!

E-mail

Congratulations to the ROSE Compiler Project (LLNL), which just won an R&D 100 Award for 2009. Rich is a contributing collaborator to ROSE. See http://www.rosecompiler.org.

R&D Magazine Logo
 
  • «
  •  Start 
  •  Prev 
  •  1 
  •  2 
  •  3 
  •  Next 
  •  End 
  • »


Page 1 of 3

Polls

Are you using CUDA?
 

Login