
## Data-movement accelerators (DMXs)

Richard (Rich) Vuduc – November 29, 2023

These slides + links to papers: <a href="https://hpcgarage.org/ase45">hpcgarage.org/ase45</a>






## Data-movement accelerators (DMXs)

Richard (Rich) Vuduc – November 29, 2023

These slides + links to papers: <a href="https://hpcgarage.org/ase45">hpcgarage.org/ase45</a>






## Data-movement accelerators (DMXs)

Richard (Rich) Vuduc – November 29, 2023

These slides + links to papers: <a href="https://hpcgarage.org/ase45">hpcgarage.org/ase45</a>





#### "Smart" NICs are an old idea...

N.J. Boden et al. "Myrinet: a gigabit-per-second local area network." IEEE Micro, 15(1):29-36, **1995**. doi: 10.1109/40.342015

F. Petrini et al. "The Quadrics network: high-performance clustering technology." IEEE Micro, **22**(1):46–57, **2002**. doi:<u>10.1109/40.988689</u>

R. Brightwell et al. "SeaStar interconnect: balanced bandwidth for scalable performance." IEEE Micro, **26**(3):41-47, **2006**. doi:10.1109/MM.2006.65




Figure 6. Host interface block diagram.




Figure 1. Elan functional units.

to-end protocols that detect faults and automatically retransmit packets.


nal functional structure of Elan, shown in Figure 1, centers around two primary processing engines: the microcode processor and the




## ... born again in a new context.

Streaming data and latency-sensitive, in-transit processing are the hallmarks of modern data center workloads.











BlueField-2 DPU - 2x 100Gb/s FHHL form factor






BlueField-2 DPU - 2x 100Gb/s FHHL form factor



"DPU"
(data processing unit)



BlueField-2 DPU - 2x 100Gb/s FHHL form factor



#### "DPU"


BF-2: 8-core Arm v8 A72 @ 2.6 GHz, DDR4 4800 MT/s, HDR100 @ 100 Gb/s

BF-3: 16-core Arm v8 A78 @ 2.25 GHz, DDR5 5600 MT/s, NDR200 @ 200 Gb/s


#### NVIDIA DPU ROADMAP

Exponential Growth in Data Center Infrastructure Processing

100X https://hc33.hotchips.org/assets/program/conference/day1/HC2021.NVIDIA.ldanBurstein.v08.norecording.pdf



BF-4
64 B
400 Top/s
800 Gb/s



DOCA — ONE DEVELOPMENT ARCHITECTURE

# Q: Are smartNICs for data centers relevant to HPC?

# Claim: Communication is an inevitable bottleneck

### Recall: "The" dominant paradigm of CS:

$$\mathcal{O}(N^2) \longrightarrow \mathcal{O}(N)$$

Reduces energy: fewer (fl)ops, less storage

Recall: "The" dominant paradigm of CS:


$$\mathcal{O}(N^2) \longrightarrow \mathcal{O}(N)$$

% time communicating increases

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

#### As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.




Two costs: T<sub>network</sub> + T<sub>memory</sub>

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.


"Vertical" communication occurs in the memory system between, say, RAM and cache.



A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.



DATA-MOVEMENT ACCELERATORS (DMXS)

#### An Iron Law of Parallel and **Distributed Computation**

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.


"Horizontal" communication occurs between nodes across the network.

Compute time

Network time

$$T \geq \max\{T_{\mathsf{op}}, T_{\mathsf{mem}}, T_{\mathsf{net}}\}$$

Memory time



DATA-MOVEMENT ACCELERATORS (DMXS)

#### An Iron Law of Parallel and **Distributed Computation**

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.


As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

"Horizontal" communication occurs between nodes across the network.

#### network penalty

$$T \geq T_{
m op} \max \left\{ 1, rac{T_{
m mem}}{T_{
m op}}, rac{T_{
m net}}{T_{
m op}} 
ight\}$$




A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

$$T \geq T_{\mathsf{op}} \max \left\{ 1, \frac{T_{\mathsf{mem}}}{T_{\mathsf{op}}}, \frac{T_{\mathsf{net}}}{T_{\mathsf{op}}} \right\}$$




A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

$$T \geq T_{\text{op}} \max \left\{ 1, \frac{T_{\text{mem}}}{T_{\text{op}}}, \frac{T_{\text{net}}}{T_{\text{op}}} \right\}$$




A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

$$T \geq T_{\text{op}} \max \left\{ 1, \frac{T_{\text{mem}}}{T_{\text{op}}}, \frac{T_{\text{net}}}{T_{\text{op}}} \right\}$$



A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.


As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

"Horizontal" communication occurs between nodes across the network.

$$T \geq T_{\mathsf{op}} \max \left\{ 1, \frac{T_{\mathsf{mem}}}{T_{\mathsf{op}}}, \frac{T_{\mathsf{net}}}{T_{\mathsf{op}}} \right\}$$

words time



#### memory penalty



$$\frac{T_{\mathsf{mem}}}{T_{\mathsf{op}}}$$

$$\approx$$

$$rac{R_{\mathsf{0}}}{B_{\mathsf{0}}}\cdotrac{1}{g(Z)}$$


$$\frac{T_{\mathsf{net}}}{T_{\mathsf{op}}}$$

$$\approx$$

$$\overline{B_{\mathsf{net}}}$$

$$rac{R_{\mathsf{0}}}{B_{\mathsf{net}}}\cdotrac{h_{1}(P)}{h_{2}(n)}$$

#### network penalty




#### Processor-memory

words

time

op:byte



$$rac{T_{
m net}}{T_{
m on}} pprox rac{R_0}{B_{
m net}}$$


network penalty

$$\cdot \frac{h_1(P)}{h_2(n)}$$

Processor-network op:byte

#### Lower is better


(⇒ "smaller" processors)





#### memory penalty

$$\frac{T_{\mathrm{mem}}}{T_{\mathrm{op}}} \approx$$

$$\approx$$








#### Increasing functions

words

time

#### Lower is better

(⇒ "bigger" processors)



network penalty

 $T_{\mathsf{net}}$ 

#### memory penalty

$$\frac{T_{\mathsf{mem}}}{T_{\mathsf{op}}}$$

$$\approx$$

$$rac{R_{\mathsf{0}}}{B_{\mathsf{0}}} \cdot rac{1}{g(Z)}$$

$$\frac{T_{\mathsf{net}}}{T_{\mathsf{op}}}$$

$$\approx$$

$$rac{R_{ extsf{0}}}{B_{ extsf{net}}}$$

$$h_1(P)$$
 $h_2(n)$ 


Network overhead

words

time

#### Lower is better

(⇒ "bigger" processors)



network penalty

#### memory penalty

$$\frac{T_{\mathsf{mem}}}{T_{\mathsf{op}}}$$

$$\approx$$

$$\frac{R_0}{B_0} \cdot \frac{1}{g(Z)}$$

$$\frac{T_{\mathsf{net}}}{T_{\mathsf{op}}}$$

$$\approx$$


$$\frac{R_{\mathrm{0}}}{B_{\mathrm{net}}}$$

$$\frac{h_1(P)}{h_2(n)}$$

Network overhead

# Memory and network communication trade off!

(under strong scaling)




network penalty


#### memory penalty

$$\frac{T_{\mathsf{mem}}}{T_{\mathsf{op}}} \approx$$

$$\approx$$

$$rac{R_{ extsf{0}}}{B_{ extsf{net}}}$$






Per-node problem size

#### Higher is better


(⇒ weak scaling)




network penalty

 $T_{\mathsf{net}}$ 


#### Matrix multiplication (same peak op/s, strong scaling, ORNL Summit-like)




#### Matrix multiplication (same peak op/s, strong scaling, ORNL Summit-like)




#### Matrix multiplication (same peak op/s, strong scaling, ORNL Summit-like)




**3D FFT** (same peak op/s, strong scaling, ORNL Summit-like sockets)



3D FFT (same peak op/s, strong scaling, ORNL Sam Communication tradeoffs



**3D FFT** (same peak op/s, strong scaling, ORNL Summit-like sockets)



## "Communication is inevitable & system components help manage scalability tradeoffs.

# SmartNICs (DPUs) as DMXs (data-movement accelerators)

## DPU-DMXs in modern clusters


The basic building block of a distributedmemory cluster or supercomputer is a node.

Each node includes a host, which is a processor (xPU) + memory hierarchy.

The host can communicate with other hosts via its NIC (network interface controller).

A network connects the nodes. The nodes may be arranged in some topology, which determines the network's carrying capacity and cost.

In a **DPU**, the NIC becomes "**host-like**" via the addition of processing (ypu) and memory.



## Uses of DPUs, actual and envisioned

OPPORTUNITIES AND PITFALLS: SEE **GRANT ET AL. IPDRM'20 SURVEY**, "RADD RUNTIMES"

- Accelerating network applications: packet classification, traffic shaping, multicasting
- Network, storage, and sensor algorithms, e.g., distributed key-value stores, consensus algorithms, computer vision
- Advanced runtimes: e.g., distributed resource and I/O management, fault tolerance (See Ryan et al. IPDRM'20)
- HPC algorithms?

## DPU algorithms

- MiniMD (S. Karamati et al., ""Smarter" NICs for faster molecular dynamics: a case study," IPDPS, 2022)
- Maxwell's equation (Current work)


#### Our focus




- **Platform**: **DPUs** like BF2 & BF3, which are based on general-purpose multicore CPUs
- Usage model: Off-path computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)

#### Our focus

#### Off-path (async & indep threads)



#### On-path (deadline-driven task)



- Platform: DPUs like BF2 & BF3, which are based on general-purpose multicore CPUs
- **Usage model**: Off-path computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)

#### Our focus

#### **OpenSNAPI**

- OpenSNAPI is a project of the UCF Consortium
- Straight from the source:
- "OpenSNAPI is a collaboration between industry, laboratories and academia with the goal to create a standard application programming interface (API) for accessing the compute engines on the network, and specifically on the smart network adapter. OpenSNAPI allows application developers to leverage the network compute cores in parallel to the host compute cores for accelerating application runtime, and to perform operations and processing closer to the data."



- Platform: DPUs like BF2 & BF3, which are based on general-purpose multicore CPUs
- Usage model: Off-path computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation)
- **Programming model**: **Multiprogram MPI** with DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)




## A MiniMD case study

"In theory, theory and practice are the same.


In practice, they are not."








#### One host xPU (16 cores)






#### One host xPU (16 cores)



657 GF/s (fp64)




#### One host xPU (16 cores)



657 GF/s (fp64)
76.8 GB/s




#### One host xPU (16 cores)




657 GF/s (fp64)
76.8 GB/s

BF-2 yPUs (no host)






#### One host xPU (16 cores)




657 GF/s (fp64)
76.8 GB/s

BF-2 yPUs (no host)




80 GF/s 25.6 GB/s



#### **Baseline MiniMD**

MiniMD is a molecular dynamics proxy-app. It calculates the position and velocity of a set of interacting particles in discrete time steps (iterations).



#### **Baseline MiniMD**

MiniMD is a molecular dynamics proxy-app. It calculates the position and velocity of a set of interacting particles in discrete time steps (iterations).

In the distributed-memory setting, the simulation domain is divided spatially among MPI processes.

Every process owns its particles, computes force on these particles and then updates the position and velocity of these particles.


# Short-range forces Proc 2

#### **Baseline MiniMD**

In each iteration, every particle interacts with others that lie within a some **cutoff distance** (r<sub>c</sub>). A particle's **neighbor list** stores references to them.

#### Recall:


$$\mathcal{O}(N^2) \longrightarrow \mathcal{O}(N)$$



#### **Baseline MiniMD**

In each iteration, every particle interacts with others that lie within a some **cutoff distance**  $(r_c)$ . A particle's **neighbor list** stores references to them.

The neighbor list must be updated as particles move. But such **updates are expensive**! So every list includes a buffer of "extra" particles that lie within a surrounding annulus, or "**skin**," parameterized by its thickness ( $\Delta$ ).




#### **Baseline MiniMD**

The cutoff distance ( $r_c$ ) and skin thickness ( $\Delta$ ) imply the size of the interaction region just outside the boundaries of each process.

Each process keeps a copy of particles in that region.

#### Particles move through subdomains





#### **Baseline MiniMD**

Particles are reassigned to new processes as they move through the spatial domain.


Neighbor list updates, boundary region exchanges, and particles reassignment to processes are triggered every so often via a user-selected parameter (e.g., every k iterations).


#### **Baseline MiniMD**







Each task is parallelizable but the sequence is sequential as shown by edges











**UV** work: update velocity




FC work: force computation

work: update velocity

NB neighbor-list rebuild



- FC work: force computation
- work: update velocity
- NB neighbor-list rebuild




communication

work: update velocity

NB neighbor-list rebuild

#### Data reorg + comm

[particles reallocation and border lists update]






work: update velocity

NB neighbor-list rebuild

communication

UB comm: update border lists

EX comm: particles reallocation






work: update velocity

NB neighbor-list rebuild

c communication

B comm: update border lists

EX comm: particles reallocation






work: update velocity

NB neighbor-list rebuild

c communication

UB comm: update border lists

EX comm: particles reallocation




## Baseline experiments

"THOR" CLUSTER, MAINTAINED BY THE HPC·AI ADVISORY COUNCIL [LINK]

- System: 16 nodes, Infiniband HDR (100 Gbps)
- Hosts: (2-socket) x (16-core Intel Broadwell E5-2697A,
   2.6 GHz) + (256 GiB DDR4 RAM, 2400 MHz)
- NICs per node
  - 1 x NVIDIA ConnectX-6 HDR100 (100 Gbps) InfiniBand/VPI adapters
  - 1 x NVIDIA BlueField-2 SoC (8-core ARMv8 A72,
     2.5 GHz) + (16 GiB DDR4 RAM) + (HDR100)


## Restructured method ...




### Restructured method is faster

We observe small, but largely uniform, speedups of up to 20% compared to host-only execution with conventional NICs.

This improvement compares favorably with the power increase on each node due to BF2, which we estimate from sensors to be as little as 6%.




#### One host xPU (16 cores)




657 GF/s (fp64)
76.8 GB/s

BF-2 yPUs (no host)




80 GF/s 25.6 GB/s

#### One host xPU (16 cores)



657 GF/s (fp64)
76.8 GB/s


#### 8 x BF-2 yPUs (no host)



640 GF/s 204 GB/s

(aggregate)

### One host xPU (16 cores)




~ 8.5 F:B

### 8 x BF-2 yPUs (no host)



~ 3.1 F:B

#### One host xPU (16 cores)



#### 8 x BF-2 yPUs (no host)



# **Speedup ~ 1.7x**Real measurement on MiniMD!

(Similar for P3DFFT, SuperLU\_DIST)


### miniEM (MueLu) – Maxwell solver case study

# Baseline Maxwell Solver

Maxwell multigrid solver from MueLu, an open-source software library within the Trilinos project

# $Setup \ Phase$ $P_1 = FormSpecial Prolongator()$ $Form \ A_H \leftarrow P_1^T \ (M_1^D^*_1D_1 + M_1D_0D^*_0 + M_1)P_1$ $Standard \ AMG \ Setup(A_H)$ $Standard \ AMG \ Setup(A_{22})$

Bochev, Pavel B., et al. "An algebraic multigrid approach based on a compatible gauge reformulation of Maxwell's equations." *SIAM Journal on Scientific Computing* 31.1 (2008)




# Baseline Maxwell Solver

Standard AMG Vcycle(AH) and Standard AMG Vcycle(A22) operate **independently** and can be executed in **parallel** for optimized performance.

### **Solve Phase** $\tilde{u} \leftarrow \text{PreFineRelaxation}()$ $\tilde{r} \leftarrow r - (D_1^T M_2 D_1 + M_1) \tilde{u}$ $p \leftarrow Standard AMG Vcycle(A_{22})$ $a \leftarrow Standard AMG Vcycle(A_H)$ $\tilde{u} \leftarrow \text{PreFineRelaxation}()$ $\tilde{u} \leftarrow \text{PreFineRelaxation}()$

# Proposed Parallel Execution of AMG Cycles



Host

### AMG V-Cycles

#### **Multigrid Methods Involve:**

#### 1. Smoothing:


- Utilizes simple iterative methods like Gauss-Seidel.
- Reduces oscillatory high-frequency error.

#### 2. Coarse-grid Correction:

- Transfers information to a coarser grid through restriction.
- Solves the coarse-grid system of equations.
- Eliminates low-frequency error.

#### 3. Interpolation:

Transfers the solution back to the fine grid.



Source: Multi grid V-cycle


Computational costs are primarily governed by sparse matrix operations

### **Experimental Testbed**

	Host	Bluefield-3
Core	Intel Broadwell E5-2697A	Arm Cortex A-78
# Sockets	2	1
Cores/Socket	16	16
Clock (GHz)	2.6	2.25
Private L1 DCache (per core)	32 KB	64KB
Private L2 Dcache (per core)	256 KB	512 KB
Shared L3 Cache (per node)	80 MB	16 MB
DRAM	DDR4 (4800 MT/s)	DDR5 (5600 MT/s)
Peak flop/s per socket (FP64)	656.6 Gflop/s	288 Gflop/s
Peak GB/s per socket	76.8 GB/s	69.21 GB/s

# Matrix Representation and Non-Zero Element Distribution


Matrix	rows	nnz
A <sub>H</sub>	4,065	346,665
A <sub>22</sub>	17,261	248,581



Observation: A<sub>22</sub> is smaller but A<sub>H</sub> stresses cache more, so it's not clear a priori which to offload


# Comparative Benchmarking: "TUNED" STREAM benchmark on Host vs. Bluefield


Evaluating with Array of 20,000,000 elements, running each test 100 times.



### Comparative Benchmarking: Sparse Matrix Vector Performance on Host vs. Bluefield

Evaluating with Matrix of 163,617 Rows and 13,662,045 nnz Elements





# Preliminary results: End-to-End Solve-Phase Times for miniEM: Host vs. Host + BlueField3

Times shown are end-to-end solver times.

Problem Size	#Host Cores / #BF3 Cores	Host-only Time (seconds)	H+BF Time (seconds)	Relative Scaling
120	256 / 128	85.358	76.1103	1.12
120	128 / 64	137.062	129.928	1.05
120	64 / 32	220.767	213.919	1.03
80	256 / 128	59.862	50.9477	1.17
80	128 / 64	72.0195	63.5482	1.13
80	64 / 32	95.3597	87.6009	1.09
60	256 / 128	38.5208	31.2498	1.23
60	128 / 64	42.619	37.5846	1.13
60	64 /32	51.4106	46.4185	1.11


### Summary

Communication is fundamental and inevitable, so anything that addresses it should be pursued vigorously.

Restructuring algorithms, especially increasing asynchrony, can exploit smartNICs in HPC. We are pursuing a variety of candidates, including distributed time-tiled stencils, AMR, novel collectives, among others.

Many open questions remain, regarding other techniques, programming, runtimes, and performance modeling.

### Node



### Asynchronous I/O in BlueField Target using OpenMP

```
#pragma omp parallel
#pragma omp single
#pragma omp task
#pragma omp target nowait
   for (i = 0; i < 5; ++i)
        printf("hola - %05d\n", i);
} // end omp target
#pragma omp task
    for (j = 0; j < 5; ++j)
        printf("adios - %06d\n", j);
} // end omp task
   / end omp single
```



### Asynchronous I/O in BlueField Target using OpenMP

```
#pragma omp parallel
#pragma omp single
#pragma omp task
#pragma omp target nowait
   for (i = 0; i < 5; ++i)
        printf("hola - %05d\n", i);
} // end omp target
#pragma omp task
    for (j = 0; j < 5; ++j)
        printf("adios - %06d\n", j);
} // end omp task
   / end omp single
```



### Asynchronous I/O in BlueField Target using OpenMP

```
#pragma omp parallel
#pragma omp single
#pragma omp task
#pragma omp target nowait
   for (i = 0; i < 5; ++i)
        printf("hola - %05d\n", i);
} // end omp target
#pragma omp task
   for (j = 0; j < 5; ++j)
        printf("adio - %06d\n", j);
} // end omp task
  // end omp single
```

```
uthmanhere@jupiter030:~/test_openmp/build$ ./async
adio - 0000000
adio - 0000001
adio - 0000002
adio - 0000003
adio - 0000004
uthmanhere@jupiter030:~/test_openmp/build$
```

```
uthmanhere@jupiterbf030:~$ hola - 00000
hola - 00001
hola - 00002
hola - 00003
hola - 00004
```




### Summary

Communication is fundamental and inevitable, so anything that addresses it should be pursued vigorously.

Restructuring algorithms, especially increasing asynchrony, can exploit smartNICs in HPC. We are pursuing a variety of candidates, including distributed time-tiled stencils, AMR, novel collectives, among others.

Many open questions remain, regarding other techniques, programming, runtimes, and performance modeling.

### Node



# Director's cut

# Four "generations" of computing

**Gregory Abowd (2016)**. "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

#### OUTLOOK

**TABLE 1.** A framework for comparing computing generations, inspired by Mark Weiser.

	Human-computer			Application		
Generation	Time frame	ratio	Canonical device	Initial	Follow-on	
1	Mid-1930s	Many–1	Mainframe	Scientific calculation	Data processing	
2	Late 1960s	1–1	PC	Spreadsheet	Database management, document processing	
3	Late 1980s	1-many	Inch/foot/yard	Calendar and contact management, human– human communication	Location-based services, social media, app ecosystem, education	
4	Mid-2000s	Many-many	Cloud/crowd/shroud	Personal navigation and entertainment	Health advisors, educational assistants, supply chain logistics	

# Four "generations" of computing

**Gregory Abowd (2016)**. "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

#### OUTLOOK

#### **TABLE 1.** A framework for comparing computing generations, inspired by Mark Weiser.

	9. ad 124.4. 124. 124. 124. 124. 124. 124. 12	Human-computer		Siffication states of the stat	Application		
	Generation	Time frame	ratio	Canonical device	Initial	Follow-on	
02.3	ا الإستان المستان	Mid-1930s	Many–1	Mainframe	Scientific calculation	Data processing	
ب جھنہ ا	2	Late 1960s	1–1	PC	Spreadsheet	Database management, document processing	
	3	Late 1980s	1-many	Inch/foot/yard	Calendar and contact management, human—human communication	Location-based services, social media, app ecosystem, education	
	4	Mid-2000s	Many-many	Cloud/crowd/shroud	Personal navigation and entertainment	Health advisors, educational assistants, supply chain logistics	

# Four "generations" of computing

**Gregory Abowd (2016)**. "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

#### OUTLOOK

#### **TABLE 1.** A framework for comparing computing generations, inspired by Mark Weiser.

		Human-computer ratio		Application		
Generation	Time frame		Canonical device	Initial	Follow-on	
1	Mid-1930s	Many–1	Mainframe	Scientific calculation	Data processing	
2	Late 1960s	1-1	PC	Spreadsheet	Database management, document processing	
3	Late 1980s	1-many	Inch/foot/yard	Calendar and contact management, human– human communication	Location-based services, social media, app ecosystem, education	
4	Mid-2000s	Many-many	Cloud/crowd/shroud	Personal navigation and entertainment	Health advisors, educational assistants, supply chain logistics	

SEE PART 3 OF THIS TALK

- **Platform**: DPUs like BF2, which are based on general-purpose multicore CPUs (e.g., generalizing INCA)
- **Usage model**: Off-path computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation, e.g., sPIN)
- **Applications**: HPC algorithms and proxy-apps with aggressive restructuring rather than relying on middleware, "basic" porting, or simple offload schemes (e.g., BluesMPI, Williams et al. PENNANT study, which found no speedup)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)



SEE PART 3 OF THIS TALK


- Platform: DPUs like BF2, which are based on generalpurpose multicore CPUs (e.g., generalizing INCA)
- Usage model: Off-path computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation, e.g., sPIN)
- Applications: HPC algorithms and proxy-apps with aggressive restructuring rather than relying on middleware, "basic" porting, or simple offload schemes (e.g., BluesMPI, Williams et al. PENNANT study, which found no speedup)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)

- Platform: DPUs like BF2, which are based on generalpurpose multicore CPUs (e.g., generalizing INCA)
- **Usage model**: Off-path computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation, e.g., sPIN)
- Applications: HPC algorithms and proxy-apps with aggressive restructuring rather than relying on middleware, "basic" porting, or simple offload schemes (e.g., BluesMPI, Williams et al. PENNANT study, which found no speedup)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)

SMARTER ALGORITHMS FOR SMARTER NETWORKS?

### Our foci (gaps)


#### Off-path (async & indep threads)



- Platform: DPUs like BF2, which are based on general-purpose multicore CPUs (e.g., generalizing INCA)
- **Usage model: Off-path** computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation, e.g., sPIN)
- Applications: HPC algorithms and proxy-apps with aggressive restructuring rather than relying on middleware, "basic" porting, or simple offload schemes (e.g., BluesMPI, Williams et al. PENNANT study, which found no speedup)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)

96


#### Off-path (async & indep threads)




- Platform: DPUs like BF2, which are based on general-purpose multicore CPUs (e.g., generalizing INCA)
- **Usage model: Off-path** computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation, e.g., sPIN)
- Applications: HPC algorithms and proxy-apps with aggressive restructuring rather than relying on middleware, "basic" porting, or simple offload schemes (e.g., BluesMPI, Williams et al. PENNANT study, which found no speedup)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)

96

#### Off-path (async & indep threads)




#### On-path (deadline-driven task)




- Platform: DPUs like BF2, which are based on general-purpose multicore CPUs (e.g., generalizing INCA)
- **Usage model: Off-path** computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation, e.g., sPIN)
- Applications: HPC algorithms and proxy-apps with aggressive restructuring rather than relying on middleware, "basic" porting, or simple offload schemes (e.g., BluesMPI, Williams et al. PENNANT study, which found no speedup)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)

96

#### Off-path (async & indep threads)



#### On-path (deadline-driven task)



- Platform: DPUs like BF2, which are based on general-purpose multicore CPUs (e.g., generalizing INCA)
- **Usage model: Off-path** computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation, e.g., sPIN)
- Applications: HPC algorithms and proxy-apps with aggressive restructuring rather than relying on middleware, "basic" porting, or simple offload schemes (e.g., BluesMPI, Williams et al. PENNANT study, which found no speedup)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)




Fig. 4. BluesMPI procedure to offload non-blocking Alltoall collective operation to the worker processes on the Smart NIC. Step 0 is not included in this figure.

SEE PART 3 OF THIS TALK

- Platform: DPUs like BF2, which are based on generalpurpose multicore CPUs (e.g., generalizing INCA)
- Usage model: Off-path computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation, e.g., sPIN)
- Applications: HPC algorithms and proxy-apps with aggressive restructuring rather than relying on middleware, "basic" porting, or simple offload schemes (e.g., BluesMPI, Williams et al. PENNANT study, which found no speedup)
- Programming model: Multiprogram MPI with the DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)

#### **OpenSNAPI**

- OpenSNAPI is a project of the UCF Consortium
- Straight from the source:
- "OpenSNAPI is a collaboration between industry, laboratories and academia with the goal to create a standard application programming interface (API) for accessing the compute engines on the network, and specifically on the smart network adapter. OpenSNAPI allows application developers to leverage the network compute cores in parallel to the host compute cores for accelerating application runtime, and to perform operations and processing closer to the data."



SEE PART 3 OF THIS TALK

- Platform: DPUs like BF2, which are based on generalpurpose multicore CPUs (e.g., generalizing INCA)
- Usage model: Off-path computation (i.e., asynchronous, independent progress) rather than on-path (i.e., "on-the-wire" computation, e.g., sPIN)
- Applications: HPC algorithms and proxy-apps with aggressive restructuring rather than relying on middleware, "basic" porting, or simple offload schemes (e.g., BluesMPI, Williams et al. PENNANT study, which found no speedup)
- Programming model: Multiprogram MPI with DPU in "host mode" rather than any vendor-specific model or lower-level communication library (e.g., OpenSNAPI)


# Anatomy of a supercomputer

The basic building block of a distributedmemory cluster or supercomputer is a node.

Each node includes a host, which is a processor (xPU) + memory hierarchy.

The host can communicate with other hosts via its NIC (network interface controller).

A **network** connects the nodes. The nodes may be arranged in some topology, which determines the network's carrying capacity and cost.



# DPUs in modern clusters


The basic building block of a distributedmemory cluster or supercomputer is a node.

Each node includes a host, which is a processor (xPU) + memory hierarchy.


The host can communicate with other hosts via its NIC (network interface controller).

A network connects the nodes. The nodes may be arranged in some topology, which determines the network's carrying capacity and cost.

In a **smartNIC**, the NIC becomes "**host-like**" via the addition of processing (ypu) and memory.



# Hybrid MPI/OpenMP performance results




# Hybrid MPI/OpenMP performance results

Our algorithm works best when it can completely hide the force computation time on BlueField.

The degree of achievable overlap depends on the relative computational power of the host and BlueField.

The knee of each curve indicates where the running times of neighbor-build on the host and force-compute on the BlueField are closest.

Thread synchronization overhead in the force computation routine causes the performance not to scale proportionally to the number of threads.




### Hybrid MPI/OpenMP performance results

Our algorithm works best when it can completely hide the force computation time on BlueField.

The degree of achievable overlap depends on the relative computational power of the host and BlueField.

The knee of each curve indicates where the running times of neighbor-build on the host and force-compute on the BlueField are closest.

Thread synchronization overhead in the force computation routine causes the performance not to scale proportionally to the number of threads.




### Hybrid MPI/OpenMP performance results


Our algorithm works best when it can completely hide the force computation time on BlueField.


The degree of achievable overlap depends on the relative computational power of the host and BlueField.


The knee of each curve indicates where the running times of neighbor-build on the host and force-compute on the BlueField are closest.


Thread synchronization overhead in the force computation routine causes the performance not to scale proportionally to the number of threads.























### Predictive power of our performance model


The model can closely predict the algorithm runtime.





Predicted by Model

















80 GF/s peak (8 cores)





80 GF/s peak (8 cores)



Host

Mem

Auxiliary node


s

ypu


xPU

80 GF/s peak (8 cores)

40 GF/s peak (1 core)




80 GF/s peak (8 cores)



40 GF/s peak (1 core)

### Same predicted performance! (due to no sync overhead on aux node)



SMARTER ALGORITHMS FOR SMARTER NETWORKS?

### Other highlights from the paper


Conducted performance analysis using the OSU Microbenchmarks suite and the "offthe-shelf" version of MiniMD to understand the opportunities and limitations presented by the BlueField for potential HPC applications.


Verified that the computed simulation results for the restructured method are still within an acceptable level of accuracy, in terms of calculated physical quantities.

120


EXPERIMENTAL SYSTEM CONFIGURATION. THE TESTBED IS A 32-NODE CLUSTER, WHERE EACH NODE CONTAINS A DUAL-SOCKET X86 HOST AND ONE BLUEFIELD. EACH ROW OF THE TABLE BELOW IS A PER-NODE CONFIGURATION. THE LINK BANDWIDTH IS 12.5 GB/s (INFINIBAND HDR AT 100 Gbps).


Host Thor	Sockets x CPU  2 × Intel Broadwell (E5-2697A), 2.6 GHz 1 × Arm A72, 2.5 GHz	Cores per socket	Peak flop/s per socket	Memory	Peak GB/s per socket	Device Type
		16 8	656.6 Gflop/s 80.0 Gflop/s	256 GiB 16 GiB	76.8 GB/s 25.6 GB/s	Host CPU BlueField P-Series





(b) OSU MPI bandwidth Fig. 3. OSU MPI latency and bandwidth tests, relative to conventional host-to-host communication: BF-to-BF latency is higher, and bandwidth lower, than





(a) OSU MPI multiple message rate

(b) OSU MPI multiple bandwidth

Fig. 4. OSU MPI multiple message rate and multiple bandwidth tests, run between 8 pairs of BF-to-BF or host-to-host processes: Like Fig. 3, a crossover around 16 KiB occurs when BF-to-BF communication outperforms host-to-host communication. (Data sizes are in bytes.)

The execution time breakdown of MiniMD, in the host-only the communication routines to BlueField would not result routine,  $t_{\text{neigh}}$  is the time consumed for the **neighbor\_build()** routine, and  $t_{comm}$  is cumulative time spent on the **exchange**(), and offloading them to a co-processor, while achieving full **border**(), and **communicate**() routines. The time  $t_{\text{comm}}$  is computation-communication overlap, is not a trivial task. not pure communication time; it also includes the time required to prepare the data for communication. We can see that  $t_{\text{comm}}$  has a small share of the overall execution time. Therefore, in a host-BlueField hybrid setting, offloading only

setting, appears in Fig. 7. Here,  $t_{total}$  is the overall execution in a significant overall performance gain. Additionally, since time,  $t_{\text{force}}$  is the time consumed by the **force\_compute()** MiniMD's communication tasks depend on prior computation steps, decoupling these routines from the rest of the application

> So what could be done instead? Figure 7 indicates that additional computation overlap may be possible. This finding motivates our design approach in Section IV, which seeks to offload work to BlueField.


(Blue line) For message sizes under 16 KiB, BF2-to-BF2 communication is **slower** than host-to-host communication using conventional Infiniband NICs.

(Orange line) For messages under 64 KiB, it is even **slower** to exchange messages between the host and the BF2 on the same node!

Similar findings hold for multi-pair communication and all-gather operations.

Thus, our best bet for getting any performance improvement will be via offpath execution.

#### Normalized OSU MPI Bandwidth




(Blue line) For message sizes under 128 KiB, the latency of BF2-to-BF2 communication is higher than host-to-host communication using conventional Infiniband NICs.

(Orange line) For messages under 256 KiB, it is even **slower** to exchange messages between the host and the BF2 on the same node!

Similar findings hold for multi-pair communication and all-gather operations.


Thus, our best bet for getting any performance improvement will be via offpath execution.

#### Normalized OSU MPI Latency




Even BF2 one-sided communication is slower than conventional Infiniband.






The time to complete a BlueField-to-BlueField all-gather is always worse—up to 3x-than via conventional NICs.




The time to complete a BlueField-to-BlueField all-reduce is always worse—up to more than 4x-than via conventional NICs.

#### Normalized OSU MPI Allreduce Latency



For message sizes at 16 KiB or smaller, BF-to-BF communication is **slower** than conventional Infiniband.

#### Normalized OSU MPI Multiple Bandwidth / Message Rate




#### MiniMD "as-is" does not benefit from BF2

Each BF2 is a "mini-host." Therefore, consider an experiment in which we run MiniMD using only the BF2 cards (i.e., no node-host processing).


Because of its slower cores and worse communication properties, MiniMD is always slower than running it without BF2, at all problem sizes (x-axis), any reneighboring interval (lines), and any node configuration (subplot).

This type of result is characteristic of the PENNANT study of Williams et al. mentioned previously: without any algorithmic or code restructuring, we should not expect any benefits.



### Restructured method is a viable simulation heuristic

Temperature divergence rate (**TDR**): a proxy metric to assess the accuracy of our algorithm



### Restructured method is a viable simulation heuristic

Temperature divergence rate (**TDR**): a proxy metric to assess the accuracy of our algorithm

We also verified that the computed results of the restructured method are still within an acceptable level of accuracy.

